Low-Latency Multi Rate SerDes PHY for multi protocol application (2.5 Gbps - 25 Gbps)
Overview:
EXTOLL's SerDes architecture is based on digital design elements and methodologies. Plain analog blocks are only used where absolutely necessary. Various digital control and tuning loops are ...