Semiconductor IP Industry News
October, 2019
SUNNYVALE, Calif. - Oct. 30, 2019 - Rambus Inc. (NASDAQ: RMBS), a premier silicon IP and chip provider making data faster and safer, today announced it has achieved industry-leading 18 Gbps performance with the Rambus GDDR6 Memory PHY. Running at the industry’s fastest data rate of 18 Gbps, the ...
Cadence achieves recognition for joint development of N6 design infrastructure, SoIC design solution, cloud-based productivity solution and DSP IP
SAN JOSE, Calif., October 30, 2019 - Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it was presented with four TSMC Partner of the Year awards at the TSMC 2019 Open ...
Industry Headline
Synopsys, Inc. (Nasdaq: SNPS) today announced its DesignWare® Die-to-Die PHY IP for ultra- and extra-short reach connectivity in multi-chip modules (MCM) for hyperscale data center, AI, and networking designs. The DesignWare Die-to-Die PHY IP supports NRZ and PAM-4 signaling from 2.5G to 112G data rates, delivering maximum throughput per die ...
ChipEstimate.com Partner Headline
MOUNTAIN VIEW, California and MUNICH, Oct. 28, 2019 — Artificial intelligence (AI) and neural networks are becoming a key factor in developing safer, smart, and eco-friendly cars. In order to support AI-driven solutions with its future automotive microcontrollers, Infineon Technologies AG (FSE: IFX/OTCQX: IFNNY) has started a collaboration ...
ChipEstimate.com Partner Headline
Cadence VIP with TripleCheck reduces time to market and supports the next-generation NVMe standard
SAN JOSE, Calif., October 22, 2019 - Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the industry’s first Verification IP (VIP) in support of the new NVM Express 1.4 (NVMe) protocol. The Cadence® VIP ...
ChipEstimate.com Partner Headline
Highlights:
- New Synopsys DesignWare ARC EM22FS, HS4xFS, and EV7xFS processors support ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification
- Software test libraries complement integrated hardware safety features to achieve ASIL B compliance where hardware redundancy is not required
- ASIL D ...
Program Features Presentations, Panel Discussion on Designing Electronic Systems for Future Applications to Showcase Advances in Electronic System Design
MILPITAS, CALIF. –– October 22, 2019 –– The Electronic System Design (ESD) Alliance, a SEMI Strategic Association Partner, today unveiled SMART Design, the first system-centric series showcasing advances in electronic system design ...
ChipEstimate.com Partner Headline
SAN JOSE, Calif., Oct. 16, 2019 — QuickLogic Corporation (NASDAQ: QUIK), a developer of ultra-low power multi-core voice-enabled SoCs, embedded FPGA IP, and Endpoint AI solutions, today announced that it has partnered with SiFive, Inc. to add QuickLogic's embedded FPGA (eFPGA) technology to its DesignShare program of IP for ...
ChipEstimate.com Partner Headline
LONDON, UK; 15 October 2019 – Imagination Technologies announces the launch of iEW220, Ensigma’s latest IEEE 802.11a/b/g/n 1X1 SISO Wi-Fi IP solution comprising of RF, baseband and MAC, supporting both 2.4GHz and 5GHz spectrum.
Designed in TSMC 40, iEW220 provides industry leading power consumption and area without compromising functionality. It ...
ChipEstimate.com Partner Headline
Hsinchu, Taiwan R.O.C., Oct 7, 2019 – TSMC (TWSE: 2330, NYSE: TSM) today announced that its seven-nanometer plus (N7+), the industry’s first commercially available Extreme Ultraviolet (EUV) lithography technology, is delivering customer products to market in high volume. The N7+ process with EUV technology is built on TSMC’s successful 7nm ...
ChipEstimate.com Partner Headline
Synopsys, Inc. (Nasdaq: SNPS) today announced that GLOBALFOUNDRIES® (GF®) has qualified Synopsys' Fusion Design Platform™ for its 12-nanometer (nm) Leading-Performance (12LP) FinFET platform. Optimized for the high-performance and low-power requirements of artificial intelligence (AI), cloud computing, and mobile system-on-chips (SoCs), the production-ready flow is based on the silicon-proven RTL-to-GDSII 12LP ...
Industry Headline
SAN JOSE, Calif. — October 8, 2019 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it has collaborated with Samsung Foundry and Arm to deliver a complete, high-performance digital implementation and signoff full flow for the rapid implementation of the next-generation Arm® “Hercules” CPU using the Samsung Foundry ...
ChipEstimate.com Partner Headline
Synopsys, Inc. (Nasdaq: SNPS) today announced the industry's first and most comprehensive unified functional safety verification solution to accelerate time to ISO 26262 certification for automotive IP and semiconductor companies targeting the highest Automotive Safety Integrity Levels (ASIL D). As part of the solution, Synopsys introduced VC Functional Safety Manager, ...
ChipEstimate.com Partner Headline
ISTANBUL, Turkey — October 6, 2019 — SiFive, the leading provider of commercial RISC-V processor IP, design platforms, and custom SoC solutions, announced today that it is co-hosting a RISC-V Symposium and Workshop in Istanbul with Turkey’s TÜBİTAK BİLGEM.
WHAT:
The RISC-V Symposium and Workshop is intended to be highly educational and ...
ChipEstimate.com Partner Headline
Woodcliff Lake, NJ — October 4, 2019 — Semiconductor intellectual property (IP) provider CAST, Inc. today announced the availability of a CAN to TSN Ethernet IP core that gives automotive and industrial system designers an easy and cost-effective way to link CAN 2.0 and FD buses or devices with a ...
ChipEstimate.com Partner Headline
Hsinchu, Taiwan – October 2, 2019 – M31 Technology Corporation (6643-TW), a global silicon Intellectual Property (IP) boutique, today announced that M31 Technology received “TSMC’s 2019 Partner of the Year Award for Specialty Process IP” at TSMC 2019 Open Innovation Platform® Ecosystem Forum in Santa Clara, California. TSMC IP partner ...
ChipEstimate.com Partner Headline
SAN JOSE, CALIF. –– October 1, 2019 –– SmartDV™ Technologies today announced support for Verilator, the free, open-source hardware description language (HDL) simulator, becoming the first Verification Intellectual Property (VIP) provider to do so.
“An open-source simulator such as Verilator is a great option for startups or small companies with ...
Browse by Date
