Chip Signal
ChipEstimate.com - Chip Planning Portal
  • Japanese
    • English
    • Japanese
    • Chinese
  • ログイン
    • ログイン
    • 登録
    • パートナーのログイン
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • TSMC
    • GLOBALFOUNDRIES
    • SMIC
    • Common Platform
    • Verification IP
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
  • About Us
    • Overview
    • Contact Us
  • ログイン
  • Japanese
    • English
    • Japanese
    • Chinese
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • Common Platform
    • GLOBALFOUNDRIES
    • SMIC
    • TSMC
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
    • Do Not Sell My Info
  • About Us
    • Overview
    • Contact Us
Industry News
the latest top stories
Search
World’s Most Trusted IP Resource

産業用ニュース

Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.

GLEN ROCK, New Jersey, January 29, 2020 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers, announces additions to DMA Controller Verilog IP Core offerings with capabilites to stream video or data to and from memory as well as to and from over PCIe and UDP/IP Network Interfaces.

Digital Blocks DMA Controller IP Core family members are as follows:

DMA Controller Engines
UDP/IP Hardware Stack with DMA Controller
PCIe Interface with DMA Controller

AXI4-Stream to Memory driven by DMA Controller
AXI4-Stream from Memory driven by DMA Controller

AXI4 Multi-Channel DMA Controller, 1-64 Channels, Scatter-Gather, 2D transfers, Security, high performance
AHB5 Multi-Channel DMA Controller – targets latest AHB Interconnect

“The UDP/IP DMA Controller combines Digital Blocks expertise in UDP networking and high-performance DMA Controllers” said Steven Stein, CEO of Digital Blocks. “Likewise, the PCIe Interface with DMA Controller supports Xilinx and Intel/Altera PCIe IP to transfer video up to demaing UHD.”

Price and Availability

The Digital Blocks DMA Controller IP Core family is available in synthesizable Verilog, along with a comprehensive simulation test suite, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at https://www.digitalblocks.com/dma.html

About Digital Blocks

Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers requiring best-in-class IP for Embedded Processors, I2C/SPI/DMA Peripherals, TFT LCD/OLED Display Controllers & Processors, 2D Graphics Hardware Accelerator Engines, LVDS Display Link Layer Drivers, Video Signal & Image Processing, and Low-Latency TCP/UDP/RTP Hardware Protocol Stacks.

Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com

Digital Blocks is a registered trademark of Digital Blocks, Inc.
All other trademarks are the property of their respective owners.

Brought to you by ChipEstimate.com



Digital Blocks IP Catalog
View All

Other Top Stories

  • Enhance your SD Card experience by integrating SD 4.1 UHS-II PHY ...
  • Cadence Accelerates Hyperscale SoC Design with Industry’s First ...
  • Cadence Library Characterization Solution Accelerates Delivery and ...
  • OPENEDGES Passes the Eligibility Examination of the KOSDAQ listing
  • Mobiveil and Avery Design Systems Extend Partnership to Accelerate ...
  • Mobiveil, Flash Memory Summit Gold Sponsor, to Showcase Broad ...
View All

Latest IP

    PLL-TCI-TN7FF-CGHPLL

    True Circuits

    DDR-PHY-TCI-TN28HPCP...

    True Circuits

    IEEE802.11n/ac/ax WiFi L...

    Global IP Core

    WEA7681R22G

    weasic

    WEA7681T22G

    weasic
View All

Blogs

Automotive Revolution with Ethernet Base-T1

Automotive Revolution with Ethernet Base-T1

By Krunal Patel Posted 7.7.2022
The automotive industry is going through disruptive transformations owing to recent trends...
Data Integrity for JEDEC DRAM Memories

Data Integrity for JEDEC DRAM Memories

By Shyam Sharma Posted 7.6.2022
With the DRAM fabrication advancing from 1x to 1y to 1z and further to 1a, 1b and 1c nodes...
Search IP
Advanced
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IPベンダー
All Vendors
FPGA
Non-Commercial IP
Foundries
TSMC
GLOBALFOUNDRIES
SMIC
共通点
IP Resources
Compare IP
ホワイトペーパー
テクニカルトーク
Videos
ブログ
Newsletter
Headline News
DAC - IP Talks
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
マイアカウント
Do Not Sell My Info
About Us
Overview
Contact Us
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.
Privacy Policy Terms of Use